[Teep] TEEP charter, attestation, and HW assurance

Chris Inacio <inacio@cert.org> Tue, 11 April 2017 16:01 UTC

Return-Path: <inacio@cert.org>
X-Original-To: teep@ietfa.amsl.com
Delivered-To: teep@ietfa.amsl.com
Received: from localhost (localhost [127.0.0.1]) by ietfa.amsl.com (Postfix) with ESMTP id A4051129BC7 for <teep@ietfa.amsl.com>; Tue, 11 Apr 2017 09:01:07 -0700 (PDT)
X-Virus-Scanned: amavisd-new at amsl.com
X-Spam-Flag: NO
X-Spam-Score: -1.998
X-Spam-Level:
X-Spam-Status: No, score=-1.998 tagged_above=-999 required=5 tests=[BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, HTML_MESSAGE=0.001, URIBL_BLOCKED=0.001] autolearn=unavailable autolearn_force=no
Authentication-Results: ietfa.amsl.com (amavisd-new); dkim=pass (1024-bit key) header.d=cert.org
Received: from mail.ietf.org ([4.31.198.44]) by localhost (ietfa.amsl.com [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id V_dGRT7IJWIy for <teep@ietfa.amsl.com>; Tue, 11 Apr 2017 09:01:06 -0700 (PDT)
Received: from veto.sei.cmu.edu (veto.sei.cmu.edu [147.72.252.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ietfa.amsl.com (Postfix) with ESMTPS id AA93C12EAE7 for <teep@ietf.org>; Tue, 11 Apr 2017 08:55:55 -0700 (PDT)
Received: from delp.sei.cmu.edu (delp.sei.cmu.edu [10.64.21.31]) by veto.sei.cmu.edu (8.14.7/8.14.7) with ESMTP id v3BFtrxY047472 for <teep@ietf.org>; Tue, 11 Apr 2017 11:55:54 -0400
DKIM-Filter: OpenDKIM Filter v2.11.0 veto.sei.cmu.edu v3BFtrxY047472
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cert.org; s=yc2bmwvrj62m; t=1491926154; bh=vEeb0n5jQB08tkbPhxMC8MeFrktt7kqelilb/ug2H+0=; h=From:To:Subject:Date:From; b=Ld+M+BWmOXfuMxnaWy1hK1tg/MV/AhBik+uX7NSyghzJmB6Y4G3caJfo6KloB8+5I 5C3y9hANxfWhXuS5gffgxfWJpTw+QDHKh6umJByWWlxRDqYPQ5MyNsgdM6xHR5rMH+ ETAiR81BkVqK+26FehuvGaA39ZtzSU29wZeXM2RM=
Received: from CASCADE.ad.sei.cmu.edu (cascade.ad.sei.cmu.edu [10.64.28.248]) by delp.sei.cmu.edu (8.14.7/8.14.7) with ESMTP id v3BFtqZX047302 for <teep@ietf.org>; Tue, 11 Apr 2017 11:55:52 -0400
Received: from MARATHON.ad.sei.cmu.edu ([10.64.28.250]) by CASCADE.ad.sei.cmu.edu ([10.64.28.248]) with mapi id 14.03.0319.002; Tue, 11 Apr 2017 11:55:52 -0400
From: Chris Inacio <inacio@cert.org>
To: "teep@ietf.org" <teep@ietf.org>
Thread-Topic: TEEP charter, attestation, and HW assurance
Thread-Index: AQHSstwYq1dfhGdFZUW4a6HiB0NJyA==
Date: Tue, 11 Apr 2017 15:55:51 +0000
Message-ID: <etPan.58ecfc87.40760c06.aa61@cert.org>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach:
X-MS-TNEF-Correlator:
x-originating-ip: [10.64.51.97]
Content-Type: multipart/alternative; boundary="_000_etPan58ecfc8740760c06aa61certorg_"
MIME-Version: 1.0
Archived-At: <https://mailarchive.ietf.org/arch/msg/teep/CeoHqwqvti0HZ8PyXx_JAMVqlDs>
Subject: [Teep] TEEP charter, attestation, and HW assurance
X-BeenThere: teep@ietf.org
X-Mailman-Version: 2.1.22
Precedence: list
List-Id: A Protocol for Dynamic Trusted Execution Environment Enablement <teep.ietf.org>
List-Unsubscribe: <https://www.ietf.org/mailman/options/teep>, <mailto:teep-request@ietf.org?subject=unsubscribe>
List-Archive: <https://mailarchive.ietf.org/arch/browse/teep/>
List-Post: <mailto:teep@ietf.org>
List-Help: <mailto:teep-request@ietf.org?subject=help>
List-Subscribe: <https://www.ietf.org/mailman/listinfo/teep>, <mailto:teep-request@ietf.org?subject=subscribe>
X-List-Received-Date: Tue, 11 Apr 2017 16:01:08 -0000

I have a question with regards to the chartering document:  Can we define the bounds of what we mean by “attestation” within the charter?

As a researcher at Carnegie-Mellon we’re also interested in the topic of trusting the hardware and understanding the supply chain from inception to delivery of product to the end user.  Taking into consideration the simply case, an Intel processor, there are still a lot of different “hands” that the device must pass through before I receive it and can make use of it.  ARM, being fabless, is almost too complicated to discuss here.  So the “attestation”, unless I’m particularly foolish (which is fairly likely) has its limits to what you can trust.

Probably out of scope, but might help refine the charter statement:
Are there any hardware devices with a PUF tied to their TEE that can be signed by the silicon manufacturer?  Is there any design of a PUF that can provide enough coverage of the TEE implementation to generate a good level of assurance?

If those aren’t out of scope - how would they be communicated in the protocol to understand the different levels of assurance that might be provided by the TEE?  Is it possible to have varying levels of TEE assurance communicated in the protocol for the various parties leveraging the TEE to make risk decisions on their usage?

REALLY OUT OF SCOPE:  Ideally for me, I would like to understand how to leverage a protocol like this to gain some type of assurance on an FPGA.  Granted the TEE on that device would like tremendously different, but I would like to be able to negotiate what that assurance could be that way.  Especially when it comes to things like having reconfigurable fabric on my desktop processor – Xeon anyone?

Thanks,
--
Chris Inacio
inacio@cert.org<mailto:inacio@cert.org>